

MITSUBISHI LSTTLs  
**M74LS107AP**

**DUAL J-K NEGATIVE EDGE-TRIGGERED FLIP FLOPS WITH RESET**

**DESCRIPTION**

The M74LS107AP is a semiconductor integrated circuit containing 2 J-K negative edge-triggered flip-flop circuits with discrete terminals for clock input  $\bar{T}$ , J and K inputs and direct reset input  $R_D$ .

**FEATURES**

- Negative edge-triggering
- Independent input/output terminals for each flip-flop.
- Direct reset input
- Q and  $\bar{Q}$  outputs
- Wide operating temperature range ( $T_a = -20 \sim +75^\circ\text{C}$ )


**APPLICATION**

General purpose, for use in industrial and consumer equipment.

**FUNCTIONAL DESCRIPTION**

J and K signals are read when  $\bar{T}$  is "H". When  $\bar{T}$  changes from "H" to "L", Q and  $\bar{Q}$  transit with the J and K signals to the states described in the function table. By setting  $\bar{R}_D$  in "L" state, Q and  $\bar{Q}$  become "L" and "H", respectively, irrespective of the states of the other input signals. For use as a J-K flip-flop, keep  $\bar{R}_D$  in the "H" state. M74LS107AP is the same as M74LS73AP except for pin configuration.

**PIN CONFIGURATION (TOP VIEW)**




Outline 14P4

**FUNCTION TABLE (Note 1)**

$\bar{T}$	$\bar{R}_D$	J	K	Q	$\bar{Q}$
X	L	X	X	L	H
↓	H	H	H	Toggle	
↓	H	L	H	L	H
↓	H	H	L	H	L
↓	H	L	L	$Q^0$	$\bar{Q}^0$
H	H	X	X	$Q^0$	$\bar{Q}^0$

Note 1: ↓ : transition from high to low-level  
 X : irrelevant  
 $Q^0$  : level of Q before the indicated steady-state input conditions were established.  
 $\bar{Q}^0$  : level of  $\bar{Q}$  before the indicated steady-state input conditions were established.  
 Toggle : complement of previous state with ↓ transition of outputs

**BLOCK DIAGRAM (EACH FLIP-FLOP)**



**DUAL J-K NEGATIVE EDGE-TRIGGERED FLIP FLOPS WITH RESET**

**ABSOLUTE MAXIMUM RATINGS** ( $T_a = -20 \sim +75^\circ\text{C}$ , unless otherwise noted)

Symbol	Parameter	Conditions	Limits	Unit
$V_{CC}$	Supply voltage		0.5 ~ 7	V
$V_I$	Input voltage		0.5 ~ 15	V
$V_O$	Output voltage	High-level state	0.5 ~ $V_{CC}$	V
$T_{opr}$	Operating free-air ambient temperature range		20 ~ 75	°C
$T_{stg}$	Storage temperature range		65 ~ 150	°C

**RECOMMENDED OPERATING CONDITIONS** ( $T_a = -20 \sim +75^\circ\text{C}$ , unless otherwise noted)

Symbol	Parameter	Limits			Unit
		Min	Typ	Max	
$V_{CC}$	Supply voltage	4.75	5	5.25	V
$I_{OH}$	High-level output current	$V_{OH} \geq 2.7\text{V}$	0	-400	$\mu\text{A}$
$I_{OL}$	Low-level output current	$V_{OL} \geq 0.4\text{V}$	0	4	mA
		$V_{OL} \geq 0.5\text{V}$	0	8	mA

**ELECTRICAL CHARACTERISTICS** ( $T_a = -20 \sim +75^\circ\text{C}$ , unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ*	Max	
$V_{IH}$	High-level input voltage		2			V
$V_{IL}$	Low-level input voltage				0.8	V
$V_{IC}$	Input clamp voltage	$V_{CC} = 4.75\text{V}$ , $I_{IC} = 18\text{mA}$			1.5	V
$V_{OH}$	High-level output voltage	$V_{CC} = 4.75\text{V}$ , $V_I = 0.8\text{V}$ $V_I = 2\text{V}$ , $I_{OH} = 400\mu\text{A}$	2.7	3.4		V
$V_{OL}$	Low-level output current	$V_{CC} = 4.75\text{V}$ , $I_{OL} = 4\text{mA}$		0.25	0.4	V
		$V_I = 0.8\text{V}$ , $V_I = 2\text{V}$ , $I_{OL} = 8\text{mA}$		0.35	0.5	V
$I_{IH}$	High-level input current	J, K			20	$\mu\text{A}$
		$\overline{R_D}$	$V_{CC} = 5.25\text{V}$		60	
		$\overline{T}$	$V_I = 2.7\text{V}$		80	
$I_{IL}$	Low-level input current	J, K	$V_{CC} = 5.25\text{V}$		0.1	mA
		$\overline{R_D}$	$V_I = 10\text{V}$		0.3	
		$\overline{T}$			0.4	
$I_{IL}$	Low-level input current	J, K	$V_{CC} = 5.25\text{V}$		-0.4	mA
		$\overline{R_D}$ , $\overline{T}$	$V_I = 0.4\text{V}$		0.8	
$I_{OS}$	Short-circuit output current (Note 2)	$V_{CC} = 5.25\text{V}$ , $V_O = 0\text{V}$	-20		-100	mA
$I_{CC}$	Supply current	$V_{CC} = 5.25\text{V}$ (Note 3)		4	6	mA

\* : All typical values are at  $V_{CC} = 5\text{V}$ ,  $T_a = 25^\circ\text{C}$ .

Note 2: All measurements should be done quickly, and not more than one output should be shorted at a time.


Note 2:  $I_{CC}$  is measured with Q and  $\overline{Q}$  outputs high in turn. At the time of measurement,  $\overline{T}$  input is grounded.

**SWITCHING CHARACTERISTICS** ( $V_{CC} = 5\text{V}$ ,  $T_a = 25^\circ\text{C}$ , unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
$f_{max}$	Maximum clock frequency		30	45		MHz
$t_{PLH}$	Low-to-high-level, high-to-low-level output propagation time, from input $\overline{T}$ to output Q, $\overline{Q}$	$C_L = 15\text{pF}$ (Note 4)		8	20	ns
$t_{PHL}$				6	20	ns
$t_{PLH}$	Low-to-high-level, high-to-low-level output propagation time, from input $\overline{R_D}$ to output Q, $\overline{Q}$			10	20	ns
$t_{PHL}$				7	20	ns

**DUAL J-K NEGATIVE EDGE-TRIGGERED FLIP FLOPS WITH RESET**

Note 4: Measurement circuit




- (1) The pulse generator (PG) has the following characteristics:  
 PRR = 1MHz,  $t_r = 6ns$ ,  $t_f = 6ns$ ,  $t_w = 500ns$ ,  
 $V_p = 3V_{p-p}$ ,  $Z_o = 50\Omega$
- (2)  $C_L$  includes probe and jig capacitance.

**TIMING REQUIREMENTS** ( $V_{CC} = 5V$ ,  $T_a = 25^\circ C$ , unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
$t_{w(\bar{T}H)}$	Clock input $\bar{T}$ high pulse width		20	12		ns
$t_{w(\bar{R}D)}$	Direct reset input $\bar{R}_D$ pulse width		25	4		ns
$t_r$	Clock rise time			650	100	ns
$t_f$	Clock pulse fall time			900	100	ns
$t_{SU(H)}$	Setup time high J, K to $\bar{T}$		20	9		ns
$t_{SU(L)}$	Setup time low J, K to $\bar{T}$		20	10		ns
$t_{H(H)}$	Hold time high J, K to $\bar{T}$		0	- 8		ns
$t_{H(L)}$	Hold time low J, K to $\bar{T}$		0	- 5		ns



**TIMING DIAGRAM** (Reference level = 1.3V)



Note 5: The shaded areas indicate when the input is permitted to change for predictable output performance.

**APPLICATION EXAMPLE**

**2bit shift register**



Note 6: Output switching characteristics may not satisfy the ratings if the clock signal is applied without observing the set-up time.


MITSUBISHI LSTTLs  
**PACKAGE OUTLINES**

MITSUBISHI {DGTL LOGIC} 07E D ■ 6249827 0013561 3 ■

T-90-20


**TYPE 14P4 14-PIN MOLDED PLASTIC DIL**

Dimension in mm



**TYPE 16P4 16-PIN MOLDED PLASTIC DIL**

Dimension in mm



**TYPE 20P4 20-PIN MOLDED PLASTIC DIL**

Dimension in mm

